EP 0 949 629 A2

(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 13.10.1999 Bulletin 1999/41 (51) Int. Cl.<sup>6</sup>: **G11C 5/14** 

(11)

(21) Application number: 99106755.4

(22) Date of filing: 03.04.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 06.04.1998 JP 9324598

(71) Applicant: NEC CORPORATION Tokyo (JP)

(72) Inventors:

 Iwaki, Hiroaki Minato-ku, Tokyo (JP)

 Kumagai, Kouichi Minato-ku, Tokyo (JP)

(74) Representative:
Baronetzky, Klaus, Dipl.-Ing. et al
Patentanwälte
Dipl.-Ing. R. Splanemann, Dr. B. Reitzner, Dipl.-

Ing. K. Baronetzky Tal 13 80331 München (DE)

# (54) Semiconductor integrated circuit having a sleep mode with low power and small area

A semiconductor integrated circuit includes a power supply circuit having a global source line VCC, a local source line QVCC coupled to VCC by a source switching transistor (104), and a global ground line VSS, a low-threshold logic (combinational) circuit connected between QVCC and VSS, and a data storage (sequential) circuit, connected between VCC and VSS. The data storage circuit includes a low-threshold input section (114, 117) for receiving data from the logic circuit (101) and a high-threshold latch section (116, 118) for latching the data received by the input section (114, 117). Mode switching transistors (105, 119, 120) are inserted between the low-threshold logic circuit (101) and VSS. between low-threshold input section (117) and VCC and between the low-threshold input section (117) and VSS, for effecting a sleep mode of the semiconductor integrated circuit. Low power dissipation is maintained with a reduced circuit scale.




FIG. 3

EP 0 949 629 A2

# Description

#### BACKGROUND OF THE INVENTION

### (a) Field of the Invention

[0001] The present invention relates to a semiconductor integrated circuit having a sleep mode with low power and small area and, more particularly, to a semiconductor integrated circuit including a power supply circuit having a global source line, a global ground line, and a local source line or a local ground line for operating at a reduced power dissipation with a smaller area.

1

# (b) Description of the Related Art

[0002] A large-scale semiconductor integrated circuit (LSI) is more and more required to have a long continuous operation with a low voltage buttery drive, which is accelerated by recent developments of portable data assistants. Thus, an LSI incorporated in a portable data assistant is increasingly required to operate with reduced power dissipation, at a high speed on a reduced source voltage. In order to operate a CMOS LSI on a reduced source voltage without reduction of the operational speed, it is preferable that the CMOS LSI operate on a reduced threshold voltage for the CMOSFETs. However, it is generally known that CMOSFETs operating on a reduced threshold voltage are more liable to a penetrating current problem compared to CMOSFETs having a higher threshold voltage, the penetrating current causing higher power dissipa-

[0003] Patent Publication JP-A-6-29834 proposes an LSI capable of solving the problem penetrating current, wherein CMOSFETs operate with reduced power dissipation. Referring to Fig. 1, the proposed LSI includes logic circuits (combinational circuits) 301 and 302 having a low threshold voltage (Vth), a data storage circuit (sequential circuit) 303, having a high threshold voltage, for transferring data between the logic circuits 301 and 302, and a power source circuit having four source lines: a global source line VCC, a local source line QVCC, a global ground line VSS and a local ground line

[0004] A switching transistor 304 is provided between the global source line VCC and the local source line QVCC, whereas a switching transistor 305 is provided between the global ground line VSS and the local ground line QVSS. The low-threshold logic circuits 301 and 302 are connected between the local source line QVCC and the local ground line QVSS for power supply, whereas the high-threshold data storage circuit 303 is connected between the global source line VCC and the global ground line VSS for power supply.

[0005] Fig. 2 shows practical configurations of the vicinity of the output stage of the low-threshold logic circuit 301 and the detail of the high-threshold data storage circuit 303 in the LSI of Fig. 2. The output stage of the low-threshold logic circuit 301 is implemented by a CMOS inverter gate including a low-threshold pMOS-FET 312 and a low-threshold nMOSFET 313. The lowthreshold logic circuit 301 as a whole including the output stage CMOS inverter gate and an inverter gate 311 for driving the output stage CMOS inverter gate is connected between the local source line QVCC and the local ground line QVSS.

[0006] The data storage circuit 303 is implemented by a latch circuit in this example. The latch circuit 303 includes a low-threshold inverter gate 317, a pair of high-threshold inverter gates 316 and 318, a pair of lowthreshold transfer gates 314 and 315, and a pair of highthreshold pMOSFET 319 and nMOSFET 320. The highthreshold inverter gates 316 and 318 are connected directly to the global source line VCC and the global ground line VSS. The low-threshold inverter gate 317 is connected to the global source line VCC via the highthreshold pMOSFET 319, and to the global ground line VSS via the high-threshold nMOSFET 320.

In the conventional LSI as described above, leakage current is suppressed during a sleep mode by the high-threshold switching transistors 304 and 305 connected in the possible leakage path formed in the low-threshold logic circuit from the global source line VCC to the global ground line VSS. The switching transistors 304 and 305 as used herein should have a larger gate width because these switching transistors 304 and 305 pass a large source current. The larger gate width or transistor size, however, involves a large chip size for the LSI.

#### SUMMARY OF THE INVENTION

[0008] It is therefore an object of the present invention to provide a semiconductor integrated circuit capable of reducing the chip size while assuring a low power dissipation equivalent to the power dissipation in the conventional semiconductor integrated circuit as described in JP-A-6-29834.

[0009] The present invention provides a semiconductor integrated circuit comprising: a power source circuit including a first global source line, a local source line coupled to the first global source line by a source switching transistor, and a second global source line; a low-threshold logic circuit connected between the local source line and the second global source line, the lowthreshold logic circuit including an output stage; a data storage circuit connected between the first global source line and the second global source line, the data storage circuit including a low-threshold input section for receiving a data signal from the output stage and a highthreshold latch section for latching the data signal received by the input section, the power source circuit further including a first mode switching transistor for coupling the output stage and the second global source line, a second mode switching transistor for coupling the

4

input section and the first global source line, and a third mode switching transistor for coupling the input section and the second source line, each of the first through third mode switching transistors and the source switching transistor being controlled by a mode signal for supplying electric power from the first and second global source lines.

[0010] In accordance with the semiconductor integrated circuit of the present invention, low power dissipation equivalent to that in the conventional semiconductor integrated circuit having four source lines can be obtained with a smaller number of the source lines.

[0011] The above and other objects, features and advantages of the present invention will be more apparent from the following description, referring to the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

#### [0012]

Fig. 1 is a schematic block diagram of a conventional semiconductor integrated circuit;

Fig. 2 is a detail circuit diagram of a portion of the semiconductor integrated circuit of Fig. 1;

Fig. 3 is a schematic block diagram of a semiconductor integrated circuit according to a first embodiment of the present invention;

Fig. 4 is a circuit diagram of a portion of the semiconductor integrated circuit of Fig. 3;

Fig. 5 is a signal timing chart of the semiconductor integrated circuit of Fig. 3;

Fig. 6 is a schematic block diagram of a semiconductor integrated circuit according to a second embodiment of the present invention;

Fig. 7 is a circuit diagram of the semiconductor integrated circuit of Fig. 6; and

Fig. 8 is a signal timing chart of the semiconductor integrated circuit of Fig. 6.

# PREFERRED EMBODIMENTS OF THE INVENTION

[0013] Now, the present invention is more specifically described with reference to accompanying drawings, wherein similar constituent elements are designated by similar reference numerals.

[0014] Referring to Fig. 3, a semiconductor integrated circuit according to a first embodiment of the present invention includes logic circuits (combinational circuits) 101 and 102 having a low threshold voltage (Vth), a data storage circuit (sequential circuit) 103, having a high threshold voltage, for transferring data between the logic circuits 101 and 102, and a power source circuit having three source lines: a global source line (first global source line) VCC, a local source line QVCC and a global ground line (second global source line) VSS.

[0015] A source switching transistor 104 is provided

between the global source line VCC and the local source line QVCC, whereas a mode switching transistor 105 is provided between the global source line VSS and the low-threshold logic circuit 101. As detailed hereinafter, the semiconductor integrated circuit enters an active mode or a sleep mode (standby mode) by controlling the source switching transistor 104 and the mode switching transistor 105.

[0016] The transistors in the low-threshold logic circuits 101 and 102 have a lower threshold, whereby the semiconductor integrated circuit operates at a high speed. The low-threshold (voltage) logic circuits in the semiconductor integrated circuit are categorized into two types in terms of source voltage. Specifically, the logic circuit 102 is of the first type connected directly to the local source line QVCC and the global ground line VSS. The logic circuit 101 is of the second type having a first circuit section connected directly to the local source line QVCC and the global ground line VSS, and a second circuit section connected directly to the local source line VCC and to the global ground line VSS through the switching transistor 105 having a high threshold voltage.

[0017] The data storage circuit 103 includes low-threshold transistors as well as high-threshold transistors, and supplied with source voltage directly from the global source line VCC and the global ground line VSS. The configurations of the data storage circuit 103 are similar to those of the data latch circuit 303 in Fig. 1.

[0018] The semiconductor integrated circuit of the present embodiment has a function similar to that described in JP-A-6-29834 despite the fact that the semiconductor integrated circuit of the present embodiment has only three source lines. It is to be noted that although the semiconductor integrated circuit of the present embodiment has the global source line VCC, the local source line QVCC and the global ground line VSS, similar advantages can be obtained so long as the semiconductor integrated circuit has three of the global source line/local source line and the global ground line/local ground line. In the present embodiment, the mode switching transistor 105 has a gate width significantly smaller than the gate width of the source switching transistor 305 in Fig. 1, whereby the semiconductor integrated circuit of the present embodiment has a smaller occupied area compared to the semiconductor integrated circuit of Fig. 1.

[0019] In Fig. 3, each of the low-threshold logic circuits 101 and 102 is implemented by a combinational circuit, which generally includes a functional circuit block or a functional macro block. The data storage circuit 103 is implemented by a sequential circuit, which generally includes a latch circuit or a flipflop (F/F). The switching transistor 104 connected between the global source line VCC and the local source line QVCC has a high threshold voltage and is controlled by a mode signal SLP to select an active mode or a sleep mode of the semiconductor integrated circuit.

Referring to Fig. 4 showing the detail of the semiconductor integrated circuit of Fig. 3 similarly to Fig. 2, the output stage of the low-threshold logic circuit 101 is implemented by a CMOS inverter gate including a low-threshold pMOSFET 112 and a low-threshold nMOSFET 113. The source of the pMOSFET 112 is connected to the local source line QVCC and the source of the nMOSFET 113 is connected through the highthreshold nMOSFET 105 to the global ground line VSS. The other circuit section of the low-threshold logic circuit 101 including the inverter 111 for driving the output stage CMOS inverter is directly connected to the local source line QVCC and the global ground line VSS. The nMOSFET 105 is controlled by a mode signal SLPB which is a complement of the mode signal SLP. By implementing the transistors in the low-threshold logic circuit as low-threshold transistors, a high-speed signal transmission can be obtained in the present embodiment.

[0021] The data storage circuit 103 is implemented by a latch circuit in this example. The latch circuit 103 includes a low-threshold transfer gate 114 for receiving and passing an input data signal, a low-threshold inverter gate 117 and a high-threshold inverter gate 116 both having inputs connected to the output node "B" of the latch circuit, a high-threshold pMOSFET 118 for feeding-back the potential on the output node "C" of both the inverter gates 116 and 117 to the input node "B" thereof after inversion through a low-threshold transfer gate 115, and a high-threshold pMOSFET 119 and a high-threshold nMOSFET 120 both for connecting the low-threshold inverter gate 117 to the global source line VCC and the global ground line VSS, respectively. Each of the transfer gates 114 and 115 may be implemented by a pair of pMOSFET and nMOS-FET connected in parallel. The transfer gates 114 and 115 are controlled by a pair of complementary clock signals CLK/CLKB, whereas the pMOSFET 119 and the nMOSFET 120 are controlled by a pair of complementary mode signals SLP/SLPB.

[0022] In the semiconductor integrated circuit of the present embodiment, switching transistors constituting a part of the power source circuit are controlled by the mode signals SLP/SLPB, to turn on the high-threshold pMOSFETs 104 and 119 and the high-threshold nMOSFETs 105 and 120 for entering an active mode, or to turn off these transistors 104, 119, 105 and 120 for entering a sleep mode. The latch circuit 103 is controlled by the clock signals CLK/CLKB, to turn on and off the transfer gates 114 and 115, respectively, for passing an input data signal therethrough, and to turn off and on the transfer gates 114 and 115, respectively, for latching the data signal passed therethrough.

[0023] Referring to Fig. 5, there are shown clock signals CLK/CLKB, mode signals SLP/SLPB, and signal potentials on the nodes "A", "B" and "C" in the semiconductor integrated circuit of Fig. 4. The time periods Ta and Ts denote an active mode and a sleep mode,

respectively, of the semiconductor integrated circuit. The operation of the integrated circuit will be described hereinafter by further dividing these periods Ta and Tb into six periods T1 to T6.

[0024] In period T1, mode signal SLP is at a low level (namely, SLPB is at a high level) to effect an active mode. In addition, clock signal CLK is at a low level (namely, CLKB is at a high level) in period T1 to allow the latch circuit 103 to pass data therethrough. Thus, a data "Low", for example, input to node "A" is transferred through the CMOS inverter gate including low-threshold pMOSFET 112 and low-threshold nMOSFET 113 and the low-threshold inverter gate 114 to node "B" as a data "High", which is further transferred to node "C" as a data "Low" through the low-threshold inverter gate 117. Since the signal path from node "A" to node "C" is implemented by low-threshold transistors, the data is transferred at a high speed.

[0025] In period T2, mode signal SLP is at a low level as in the case of period T1, to maintain the active mode. In this period T2, however, clock signal CLK rises from a low level to a high level to turn off and on the transfer gates 114 and 115, respectively, thereby allowing the latch circuit 103 to operate in a latch mode. Thus, the data signal input to node "A" as a data "Low" is held at the nodes "B" and "C" as data "High" and "Low", respectively, in the latch section of the data storage circuit including the inverter gates 116 and 118.

[0026] In period T3, mode signal SLP rises from a low level to a high level to turn off the switching transistor 104, thereby effecting a sleep mode to allow the local source line QVCC to enter a floating state. As a result, the output node "A" of the inverter gate 111, which receives the signal potential from the local source line QVCC, is isolated from the source line to enter a floating state. In addition, the switching transistors 119 and 120 are also turned off, whereby the source potentials from the global source line VCC and the global ground line VSS are not supplied to the low-threshold inverter gate 117. Thus, the inverter gate 117 enters an inactive state. At this stage, the data on the nodes "B" and "C" are maintained by the high-threshold inverter gates 116 and 118.

In period T4, the state or signals of the inte-[0027] grated circuit appeared in period T3 is simply maintained for power saving during the sleep mode of the semiconductor integrated circuit. In this period T4, the inverter gates 116 and 118 constituting the latch section maintain the data "High" and "Low" on nodes "B" and "C", due to the potential supply from the global source line VCC and the global ground line VSS. At this stage, the leakage current path possibly formed in the lowthreshold transistor 113 from node "B" maintained at a high level to the global ground line VSS is blocked by the high-threshold switching transistor 105 which is off due to the low level of the mode signal SLPB. Thus, the leakage current passing the low-threshold transistor 113 during the sleep mode is extremely low and can be

neglected. If the data held on nodes "B" and "C" at this stage is contrary to this example, the leakage current path possibly formed in the low-threshold inverter gate 117 from the node "C" maintained at a high level to the global ground line VSS is blocked by the high-threshold switching transistor 120 which is off due to the low level of the mode signal SLPB.

7

[0028] In period T5, after mode signal SLP falls from a high level to a low level to effect an active mode, the potential on each node in the logic circuits is stabilized, whereby clock signals CLK/CLKB can be safely received therein. The potential changes of mode signals SLP/SLPB turn on the switching transistor 104 to equalize the potential of the local source line QVCC with the potential of the global source line VCC, thereby stabilizing the potential on node "A" as input data "High".

[0029] In period T6, clock signal CLK falls to a low level due to the operation in the circuit during the transient period T5, whereby the latch circuit again enters a state for passing an input data signal. Thus, a next data "High" input to node "A" is transferred through the inverter gate including low-threshold pMOSFET 112 and low-threshold nMOSFET 113 and the low-threshold inverter gate 114 to node "B" as a data "Low", which is further transferred to node "C" as a data "High" through low-threshold inverter gate 117.

[0030] Referring to Fig. 6, a semiconductor integrated circuit according to a second embodiment of the present invention is similar to the first embodiment except that the power source is supplied by a global ground line (first global source line) VSS, a global source line (second global source line) VCC and a local ground line QVSS in the present embodiment. A high-threshold source switching transistor 205 is provided for coupling the global ground line VSS and the local ground line QVSS, and controlled by the mode signal SLPB for effecting an active mode or a sleep mode.

[0031] The transistors in the low-threshold logic circuit 101 and 102 are implemented by low-threshold transistors. The low-threshold logic circuits in the semiconductor integrated circuit are categorized into two types in terms of source voltage. Specifically, the logic circuit 102 is of the first type connected directly to the global source line VCC and the global ground line QVSS. The logic circuit 101 is of the second type having a first circuit section connected directly to the global source line VCC and the local ground line QVSS, and a second circuit section connected directly to the local ground line QVSS and to the global source line VCC through a mode switching transistor 204 having a high threshold voltage.

[0032] The data storage circuit 103 includes lowthreshold transistors as well as high-threshold transistors, and supplied with source voltage directly from the global source line VCC and the global ground line VSS. as in the case of the first embodiment. The configurations of the data storage circuit 103 are similar to those of the data latch circuit 303 described in JP-A-6-29834. [0033] Referring to Fig. 7 showing the detail of the semiconductor integrated circuit of Fig. 6 similarly to Fig. 2, the output stage of the low-threshold logic circuit 101 is implemented by a CMOS inverter gate including a low-threshold pMOSFET 112 and a low-threshold nMOSFET 113. The source of the pMOSFET 112 is connected to the global source line VCC through a highthreshold pMOSFET 204 and the source of the nMOS-FET 113 is directly connected to the local ground line QVSS. The other circuit section of the low-threshold logic circuit 101 including the inverter gate 111 for driving the output stage CMOS inverter gate is directly connected to the global source line VCC and the local ground line QVSS. The data storage circuit 103 is implemented in this example by a latch circuit similar to the latch circuit in the first embodiment.

[0034] The operation of the semiconductor integrated circuit of the present embodiment is controlled by the complementary mode signals SLP/SLPB, which turn on the high-threshold pMOSFETs 204 and 119 and the high-threshold nMOSFETs 205 and 120 for entering an active mode, and turn off these transistors 204, 119, 205 and 120 for entering a sleep mode. The complementary clock signals CLK/CLKB control the latch circuit 103 for passing an input data signal or latching the data signal passed therethrough. In the present embodiment, the global source line VCC, the global ground line VSS and the local ground line QVSS constitute power source circuit.

[0035] Referring to Fig. 8, there are shown clock signals CLK/CLKB, mode signals SLP/SLPB, and signal potentials on the nodes "A". "B" and "C" in the semiconductor integrated circuit of Fig. 6. The clock signals CLK/CLKB and the mode signals SLP/SLPB are similar to those in the first embodiment. The time periods Ta and Ts denote the active mode and the sleep mode, respectively, of the semiconductor integrated circuit. The operation of the present embodiment will be described hereinafter by further dividing these time periods Ta and Tb into six periods T1 to T6.

[0036] In period T1, mode signal SLP is at a low level (namely, SLPB is at a high level) to effect an active mode. In addition, clock signal CLK is at a low level (namely, CLKB is at a high level) in period T1 to allow the latch circuit 103 to pass input data therethrough. Thus, a data "High "input to node "A" is transferred through the CMOS inverter gate including low-threshold pMOSFET 112 and low-threshold nMOSFET 113 and the low-threshold inverter gate 114 to node "B" as a data "Low", which is further transferred to node "C" as a data "High" through the low-threshold inverter gate 117. Since the signal path from node "A" to node "C" is implemented by low-threshold transistors, the data is transferred at a high speed.

[0037] In period T2, mode signal SLP is at a low level as in the case of period T1, to maintain the active mode. In this period T2, however, clock signal CLK rises from a low level to a high level, thereby allowing the latch cir[0043] The low-threshold transfer gate 115 as used in

cuit 103 to operate in a latch mode. Thus, the data signal input to node "A" as a data "High" is held at the nodes "B" and "C" as data "Low" and "High", respectively, in the latch section including the inverter gates 116 and 118.

[0038] In period T3, mode signal SLP rises from a low level to a high level to turn off the switching transistor 205, thereby effecting a sleep mode to allow the local ground line QVSS to enter a floating state. As a result, the output node "A" of the inverter gate 111, which receives the signal potential from the local ground line QVSS, is isolated from the global ground line VSS to enter a floating state. In addition, the switching transistors 119 and 120 are also turned off, whereby the source potentials from the global source line VCC and the global ground line VSS are not supplied to the low-threshold inverter gate 117. Thus, the inverter gate 117 enters an inactive state. At this period, the data on the nodes "B" and "C" are maintained by the high-threshold inverter gates 116 and 118.

[0039] In period T4, the state of the circuit appeared in period T3 is maintained. In this period T4, the inverter gates 116 and 118 constituting the latch section maintain the data "Low" and "High" on nodes "B" and "C", due to the potential supply from the global source line VCC and the global ground line VSS. At this stage, the leakage current path possibly formed in the low-threshold transistor 112 from the global source line line VCC to node "B" maintained at a low level is blocked by the high-threshold switching transistor 204 which is off due to the high level of the mode signal SLP. Thus, the leakage current passing through the low-threshold transistor 112 is extremely low and can be neglected.

[0040] In period T5, after mode signal SLP falls from a high level to a low level to effect an active mode, the potential on each node in the logic circuits is stabilized, whereby clock signals CLK/CLKB can be safely received therein. The potential changes of mode signals SLP/SLPB turn on the switching transistor 205 to equalize the potential of the local ground line QVSS with the potential of the global ground line VSS, thereby stabilizing the potential on node "A" as the input data "Low".

[0041] In period T6, clock signal CLK falls to a low level due to the operation in the circuit during period T5, whereby the latch circuit 103 again enters a state for passing an input data. Thus, a next data "Low" input to node "A" is transferred through the inverter gate including low-threshold pMOSFET 112 and low-threshold nMOSFET 113 and the low-threshold inverter gate 114 to node "B" as a data "High", which is further transferred to node "C" as a data "Low" through the low-threshold inverter gate 117.

[0042] In the present embodiment, the high-threshold switching transistor 205 having a large gate width can be implemented by an nMOSFET, which generally has a current driveability larger than the current driveability of a pMOSFET having an equivalent gate width, thereby further reducing the occupied area for the semiconduc-

tor integrated circuit.

the signal loop of the latch section in the first and second embodiments does not cause any penetrating current because the transfer gate 115 does not generally have a current path toward or from any source line.

[0044] Since the above embodiments are described only for examples, the present invention is not limited to the above embodiments and various modifications or alterations can be easily made therefrom by those skilled in the art without departing from the scope of the

#### Claims

15

20

30

present invention.

1. A semiconductor integrated circuit comprising: a power source circuit including a first global source line (VCC), a local source line (QVCC) coupled to said first global source line (VCC) by a source switching transistor (104), and a second global source line (VSS); a low-threshold logic circuit (101) connected between said local source line (QVCC) and said second global source line (VSS), said low-threshold logic circuit (101) including an output stage (112, 113); a data storage circuit (103) connected between said first global source line (VCC) and said second global source line (VSS), said data storage circuit (103) including a lowthreshold input section (114, 117) for receiving a data signal from said output stage (112, 113) and a high-threshold latch section (116, 118) for latching the data signal received by said input section (114, 117), characterized in that:

said power source circuit further includes a first mode switching transistor (105) for coupling said output stage (112, 113) and said second global source line (VSS), a second mode switching transistor (119) for coupling said input section (114, 117) and said first global source line (VCC), and a third mode switching transistor (120) for coupling said input section (114, 117) and said second source line (VSS), each of said first through third mode switching transistors (105, 119, 120) and said source switching transistor (104) are controlled by a mode signal (SLP/SLPB) for supplying electric power from said first and second global source lines (VCC, VSS).

- The semiconductor integrated circuit as defined in claim 1, wherein said mode signal (SLP/SLPB) effects an active mode and a sleep mode of said semiconductor integrated circuit.
- The semiconductor integrated circuit as defined in claim 2, wherein each of said first through third mode switching transistors (105, 119, 120) and said

50

12

source switching transistor (104) are off during said sleep mode.

- The semiconductor integrated circuit as defined in claim 2, wherein said input section (114, 117) 5 passes a data signal to said data latch section (116, 118) during said active mode.
- The semiconductor integrated circuit as defined in claim 4, wherein said input section (114, 117) stops 10 a data signal during said sleep mode.
- The semiconductor integrated circuit as defined in claim 1, wherein said high-threshold latch section (103) includes a low-threshold transfer gate (115) in a signal path of said high-threshold latch section.

20

25

30

35

40

45

50




FIG. 1 PRIOR ART




FIG. 2 PRIOR ART




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

THE CONTROL OF THE PROPERTY OF			and the state of t
		. 7 - 6	
		and the second s	
s the spirit of the second	· · · · · · · · · · · · · · · · · · ·		
*			
ķ.			
1 (7.44) 0 2 (8)			

i

**Europäisches Patentamt** 

**European Patent Office** 

Office européen des brevets

(11) EP 0 949 629 A3

(12)

# **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 02.08.2000 Bulletin 2000/31

(51) Int. Cl.<sup>7</sup>: **G11C 5/14** 

(43) Date of publication A2: 13.10.1999 Bulletin 1999/41

(21) Application number: 99106755.4

(22) Date of filing: 03.04.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 06.04.1998 JP 9324598

(71) Applicant: NEC CORPORATION Tokyo (JP)

(72) Inventors:

- Iwaki, Hiroaki
   Minato-ku, Tokyo (JP)
- Kumagai, Kouichi Minato-ku, Tokyo (JP)
- (74) Representative: Baronetzky, Klaus, Dipl.-Ing. et al

Splanemann Reitzner Baronetzky Westendorp

Patentanwälte Rumfordstrasse 7

80469 München (DE)

# (54) Semiconductor integrated circuit having a sleep mode with low power and small area

A semiconductor integrated circuit includes a power supply circuit having a global source line VCC, a local source line QVCC coupled to VCC by a source switching transistor (104), and a global ground line VSS, a low-threshold logic (combinational) circuit connected between QVCC and VSS, and a data storage (sequential) circuit, connected between VCC and VSS. The data storage circuit includes a low-threshold input section (114, 117) for receiving data from the logic circuit (101) and a high-threshold latch section (116, 118) for latching the data received by the input section (114, 117). Mode switching transistors (105, 119, 120) are inserted between the low-threshold logic circuit (101) and VSS, between low-threshold input section (117) and VCC and between the low-threshold input section (117) and VSS, for effecting a sleep mode of the semiconductor integrated circuit. Low power dissipation is maintained with a reduced circuit scale.




FIG. 3

EP 0 949 629 A3



# **EUROPEAN SEARCH REPORT**

Application Number EP 99 10 6755

	DOCUMENTS CONSID	ERED TO BE RELEVA	NT .	
Category	Citation of document with in of relevant passa	dication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IntCI.6)
D,A	JP 06 029834 A (NTT 4 December 1994 (19 * the whole documen	94-12-04)	1-6	G11C5/14
A	US 5 726 562 A (MIZ 10 March 1998 (1998 * column 2, line 11 figures 2-4 *	UNO MASAYUKI) -03-10) - column 3, line 2	3;	
Α	PATENT ABSTRACTS OF vol. 1996, no. 09, 30 September 1996 (	1996-09-30) ITSUBISHI ELECTRIC (1996-05-31) OISHI)	1	
1				TECHNICAL FIELDS SEARCHED (Int.Cl.6)
				G11C
	The present search report has	been drawn up for all claims		
	Place of search	Date of completion of the se	parch	Examiner
	THE HAGUE	8 June 2000	· Wo	lff, N
X:par Y:par doo A:tsd	ATEGORY OF CITED DOCUMENTS tioularly relevant if taken alone tioularly relevant if combined with and ument of the same outagory hnological background n-written disolosure trimediate document	E : earlier pa after the her D : documen L : documen	it offed in the application t offed for other reasons of the same patent fam	rished on, or

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 10 6755

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-06-2000

Patent document cited in search repo		Publication date		Patent family member(s)	Publication date
JP 6029834	A	04-02-1994	JP JP US	5218850 A 2631335 B 5486774 A	27-08-199 16-07-199 23-01-199
US 5726562	Α	10-03-1998	JР	9073784 A	18-03-199
JP 08138381	A	31-05-1996	KR US US	185789 B 5751651 A 5801576 A	15-04-199 12-05-199 01-09-199

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

# THIS PAGE BLANK (USPTO)